ST STM32F40 Series Reference Manual page 1288

RM0090
c)
d)
e)
●
Bulk and control OUT/SETUP split transactions in DMA mode
The sequence of operations in (channel x) is as follows:
a)
b)
c)
d)
e)
f)
●
Bulk/Control IN split transactions in DMA mode
The sequence of operations (channel x) is as follows:
a)
b)
c)
d)
e)
f)
g)
h)
●
Interrupt OUT split transactions in DMA mode
The sequence of operations in (channel x) is as follows:
a)
b)
c)
d)
bandwidth transfers, the OTG_HS host performs consecutive write operations up
to MC times.
The OTG_HS host attempts to send an IN token at the beginning of the next (odd)
frame/micro-frame.
As soon the packet is received and written to the receive FIFO, the OTG_HS host
generates a CHH interrupt.
In response to the CHH interrupt, reinitialize the channel for the next transfer.
Initialize and enable channel x for start split as explained in
initialization.
The OTG_HS host starts fetching the first packet as soon the channel is enabled
and writes the OUT request along with the last DWORD fetch.
After successfully transmitting start split, the OTG_HS host generates the CHH
interrupt.
In response to the CHH interrupt, set the COMPLSPLT bit in HCSPLT1 to send the
complete split.
After successfully transmitting complete split, the OTG_HS host generates the
CHH interrupt.
In response to the CHH interrupt, de-allocate the channel.
Initialize and enable channel x as explained in
The OTG_HS host writes the start split request to the nonperiodic request after
getting the grant from the arbiter. The OTG_HS host masks the channel x
internally for the arbitration after writing the request.
As soon as the IN token is transmitted, the OTG_HS host generates the CHH
interrupt.
In response to the CHH interrupt, set the COMPLSPLT bit in HCSPLT2 and re-
enable the channel to send the complete split token. This unmasks channel x for
arbitration.
The OTG_HS host writes the complete split request to the nonperiodic request
after receiving the grant from the arbiter.
The OTG_HS host starts writing the packet to the system memory after receiving
the packet successfully.
As soon as the received packet is written to the system memory, the OTG_HS
host generates a CHH interrupt.
In response to the CHH interrupt, de-allocate the channel.
Initialize and enable channel 1 for start split as explained in
initialization. The application must set the ODDFRM bit in HCCHAR1.
The HS_OTG host starts reading the packet.
The HS_OTG host attempts to send the start split transaction.
After successfully transmitting the start split, the OTG_HS host generates the
Doc ID 018909 Rev 4
USB on-the-go high-speed (OTG_HS)
Section : Channel
Section : Channel
Section : Channel
initialization.
1288/1422