Decimation And Color Space Conversion; Data Preprocessor; Dpp Enable Control; Figure 51: Dpp Block Diagram - Analog Devices Advantiv ADV7604 Hardware Manual

Component/graphics digitizer with 4:1 multiplexed hdmi receiver
Hide thumbs Also See for Advantiv ADV7604:
Table of Contents

Advertisement

8 Decimation and Color Space Conversion

8.1

Data Preprocessor

The DPP is positioned after the AFE and HDMI receiver. It receives data directly from either the
ADCs or from the HDMI receiver section. The DPP block is generally automatically configured by
the
PRIM_MODE[3:0]
is possible.
The DPP comprises three main sections, as illustrated in
• Stage 1 decimation and filtering
• Fully programmable any-to-any color space converter (CSC) matrix
• Stage 2 decimation and filtering
CH A
Y Filter
CH B
U Filter
CH C
V Filter
8.2

DPP Enable Control

DPP_BYPASS_EN, CP Map, Address 0xBD, [4]
The DPP is bypassed automatically in nondecimated modes such as 1x1, 2x2, and 4x4 (selected by
the
PRIM_MODE[3:0]
modes such 2x1, 4x2, and 4x1.
The
DPP_BYPASS_EN
color space conversion.
Notes:
DPP_BYPASS_EN
bypassed in nondecimation modes. This also disables the DPP_CSC.
• The DPP is bypassed automatically in nondecimation modes. The
can be set to 0 if the DPP_CSC is required.
Rev. F August 2010
and
VID_STD[5:0]
Stage 1
Data Preprocessor
DPP CSC
Data Preprocessor
Color Space

Figure 51: DPP Block Diagram

and
VID_STD[5:0]
bit allows the user to bypass fully the DPP block with no decimation or
bit is only effective in nondecimated modes. The DPP is automatically
controls. Manual configuration of the decimation filters
Figure
Chroma Filter
Convertor
controls). The DPP is never bypassed in decimation
189
51:
Stage 2
Y Filter
U Filter
V Filter
DPP_BYPASS_EN
ADV7604
CH A
CH B
CH C
bit

Advertisement

Table of Contents
loading

Table of Contents