Glossary; Availability Of Peripherals - ST STM32F410 Reference Manual

RM0401
1.3

Glossary

This section gives a brief definition of acronyms and abbreviations used in this document:
•
The CPU core integrates two debug ports:
–
–
• Word: data of 32-bit length.
•
Half-word: data of 16-bit length.
• Byte: data of 8-bit length.
•
IAP (in-application programming): IAP is the ability to re-program the Flash memory
of a microcontroller while the user program is running.
•
ICP (in-circuit programming): ICP is the ability to program the Flash memory of a
microcontroller using the JTAG protocol, the SWD protocol or the bootloader while the
device is mounted on the user application board.
• I-Code: this bus connects the Instruction bus of the CPU core to the Flash instruction
•
interface. Prefetch is performed on this bus.
• D-Code: this bus connects the D-Code bus (literal load and debug access) of the CPU
•
to the Flash data interface.
• Option bytes: product configuration bits stored in the Flash memory.
•
OBL: option byte loader.
• AHB: advanced high-performance bus.
•
CPU: refers to the Cortex
1.4

Availability of peripherals

For availability of peripherals and their number across all sales types, refer to the particular
device datasheet.
JTAG debug port (JTAG-DP) provides a 5-pin standard interface based on the
Joint Test Action Group (JTAG) protocol.
SWD debug port (SWD-DP) provides a 2-pin (clock and data) interface based on
the Serial Wire Debug (SWD) protocol.
For both the JTAG and SWD protocols, refer to the Cortex
Technical Reference Manual.
®
-M4 with FPU core.
RM0401 Rev 3
Documentation conventions
®
-M4 with FPU
35/771
35