Debug Mode; Fmpi2C Low-Power Modes; Table 98. Effect Of Low-Power Modes On The Fmpi2C - ST STM32F410 Reference Manual

RM0401
NBYTES counter. Refer to
•
In slave mode:
–
–
•
For instances supporting SMBus: the PEC transfer is managed with NBYTES counter.
Refer to
page
Note: If DMA is used for transmission, the TXIE bit does not need to be enabled.
Reception using DMA
DMA (Direct Memory Access) can be enabled for reception by setting the RXDMAEN bit in
the FMPI2C_CR1 register. Data is loaded from the FMPI2C_RXDR register to an SRAM
area configured using the DMA peripheral (refer to
controller
transferred with DMA.
•
In master mode, the initialization, the slave address, direction, number of bytes and
START bit are programmed by software. When all data are transferred using DMA, the
DMA must be initialized before setting the START bit. The end of transfer is managed
with the NBYTES counter.
•
In slave mode with NOSTRETCH=0, when all data are transferred using DMA, the
DMA must be initialized before the address match event, or in the ADDR interrupt
subroutine, before clearing the ADDR flag.
•
If SMBus is supported (see
managed with the NBYTES counter. Refer to
SMBus Master receiver on page
Note: If DMA is used for reception, the RXIE bit does not need to be enabled.
22.4.17

Debug mode

When the microcontroller enters debug mode (core halted), the SMBus timeout either
continues to work normally or stops, depending on the DBG_I2Cx_ configuration bits in the
DBGMCU module.
22.5

FMPI2C low-power modes

Mode
Sleep
Stop
Standby The FMPI2C peripheral is powered down and must be reinitialized after exiting Standby.
Fast-mode Plus Inter-integrated circuit (FMPI2C) interface
With NOSTRETCH=0, when all data are transferred using DMA, the DMA must be
initialized before the address match event, or in ADDR interrupt subroutine, before
clearing ADDR.
With NOSTRETCH=1, the DMA must be initialized before the address match
event.
SMBus Slave transmitter on page 563
567.
(DMA)) whenever the RXNE bit is set. Only the data (including PEC) are

Table 98. Effect of low-power modes on the FMPI2C

No effect
FMPI2C interrupts cause the device to exit the Sleep mode.
The contents of FMPI2C registers are kept.
Master transmitter on page
and
Section 8: Direct memory access
Section 22.3: FMPI2C
SMBus Slave receiver on page 565
569.
Description
RM0401 Rev 3
549.
SMBus Master transmitter on
implementation): the PEC transfer is
and
573/771
591