1
General information
This document applies to STM32 Arm
Note:
Arm is a registered trademark of Arm limited (or its subsidiaries) in the US and/or elsewhere.
The table below presents a nonexhaustive list of the acronyms used in this document and their definitions.
Term
AES
Advanced encryption standard
CCM
Core-coupled memory (SRAM)
CPU
Central processing unit–core of the microcontroller
CSS
Clock security system
DoS
Denial of service (attack)
DRNG
Deterministic random number generator: generates pseudo-random number from input value
DPA
Differential power analysis
ECC
Error code correction
FIA
Fault injection attack
FIB
Focused ion beam
GTZC
Global TrustZone
HDP
Secure hide protection
HUK
Hardware unique key
IAP
In-application programming
IAT
Initial attestation token
IoT
Internet of things
IV
Initialization vector (cryptographic algorithms)
IWDG
Independent watchdog
MAC
Message authentication code
MCU
Microcontroller unit (STM32 Arm
MPCBB
Memory protection block-based controller
MPCWM
Memory protection watermark-based controller
MPU
Memory protection unit
NSC
Nonsecure callable
NVM
Nonvolatile memory
OTFDEC
On-the-fly decryption
OTP
One-time programmable
PCROP
Proprietary code readout protection
PKA
Public key algorithm (also named aka asymmetric algorithm)
PSA
Platform security architecture
PVD
Programmable voltage detector
AN5156 - Rev 8
®
®
Cortex
-core based microcontrollers.
Table 2.
Glossary
®
controller
®
®
Cortex
-M based devices)
Definition
AN5156
General information
page 2/56
Need help?
Do you have a question about the STM32C0 Series and is the answer not in the manual?
Questions and answers