Interrupts and events
Bits 22:21 TRx: Falling trigger event configuration bit of line x
0: Falling trigger disabled (for Event and Interrupt) for input line
1: Falling trigger enabled (for Event and Interrupt) for input line.
Bits 20:19 Reserved, must be kept at reset value.
Bits 18:0 TRx: Falling trigger event configuration bit of line x
0: Falling trigger disabled (for Event and Interrupt) for input line
1: Falling trigger enabled (for Event and Interrupt) for input line.
Note:
The external wakeup lines are edge triggered, no glitch must be generated on these lines.
If a falling edge occurs on the external interrupt line while writing to the EXTI_FTSR register,
the pending bit is not set.
Rising and falling edge triggers can be set for the same interrupt line. In this configuration,
both generate a trigger condition.
9.3.5
Software interrupt event register (EXTI_SWIER)
Address offset: 0x10
Reset value: 0x0000 0000
31
30
29
Res.
Res.
Res.
Res.
15
14
13
SWIER
SWIER
SWIER
SWIER
15
14
13
rw
rw
rw
Bits 31:23 Reserved, must be kept at reset value.
Bits 22:21 SWIERx: Software Interrupt on line x
If interrupt are enabled on line x in the EXTI_IMR register, writing '1' to SWIERx bit when it is
set at '0' sets the corresponding pending bit in the EXTI_PR register, thus resulting in an
interrupt request generation.
This bit is cleared by clearing the corresponding bit in EXTI_PR (by writing a 1 to the bit).
Bits 20:19 Reserved, must be kept at reset value.
Bits 18:0 SWIERx: Software Interrupt on line x
If interrupt are enabled on line x in the EXTI_IMR register, writing '1' to SWIERx bit when it is
set at '0' sets the corresponding pending bit in the EXTI_PR register, thus resulting in an
interrupt request generation.
This bit is cleared by clearing the corresponding bit in EXTI_PR (by writing a 1 to the bit).
9.3.6
Pending register (EXTI_PR)
Address offset: 0x14
Reset value: undefined
31
30
29
Res.
Res.
Res.
Res.
208/771
28
27
26
25
Res.
Res.
Res.
12
11
10
9
SWIER
SWIER
SWIER
12
11
10
9
rw
rw
rw
rw
28
27
26
25
Res.
Res.
Res.
24
23
22
SWIER
SWIER
Res.
Res.
22
rw
8
7
6
SWIER
SWIER
SWIER
SWIER
8
7
6
rw
rw
rw
24
23
22
Res.
Res.
PR22
PR21
rc_w1
rc_w1
RM0401 Rev 3
21
20
19
18
SWIER
Res.
Res.
21
18
rw
rw
5
4
3
2
SWIER
SWIER
SWIER
5
4
3
2
rw
rw
rw
rw
21
20
19
18
Res.
Res.
PR18
rc_w1
RM0401
17
16
SWIER
SWIER
17
16
rw
rw
1
0
SWIER
SWIER
1
0
rw
rw
17
16
PR17
PR16
rc_w1
rc_w1
Need help?
Do you have a question about the STM32F410 and is the answer not in the manual?
Questions and answers