Low-power timer (LPTIM)
18.4.3
LPTIM input1 multiplexing
Various inputs can be selected for LPTIM1 input 1 through the LPTMI option register
(LPTIM1_OR).
This input can either be connected to the pads selected by the LPTIM alternate function
(AF1) or directly connected internally to PA4, PB9 pad or to TIM6/DAC trigger.
In case of internal connection to PA4 or PB9, the selected alternate function for this pad
defines the peripheral to which the timer is connected.
PA4 and PB9 can also be configured as GPIO.
18.4.4
LPTIM reset and clocks
The LPTIM can be clocked using several clock sources. It can be clocked using an internal
clock signal which can be chosen among APB, LSI, LSE or HSI sources through the Reset
and Clock controller (RCC). Also, the LPTIM can be clocked using an external clock signal
injected on its external Input1. When clocked with an external clock source, the LPTIM may
run in one of these two possible configurations:
•
The first configuration is when the LPTIM is clocked by an external signal but in the
same time an internal clock signal is provided to the LPTIM either from APB or any
other embedded oscillator including LSE, LSI and HSI.
•
The second configuration is when the LPTIM is solely clocked by an external clock
source through its external Input1. This configuration is the one used to realize Timeout
function or Pulse counter function when all the embedded oscillators are turned off
after entering a low-power mode.
Programming the CKSEL and COUNTMODE bits allows controlling whether the LPTIM will
use an external clock source or an internal one.
When configured to use an external clock source, the CKPOL bits are used to select the
external clock signal active edge. If both edges are configured to be active ones, an internal
clock signal should also be provided (first configuration). In this case, the internal clock
signal frequency should be at least four times higher than the external clock signal
frequency.
18.4.5
Glitch filter
The LPTIM inputs, either external (mapped to GPIOs) or internal (mapped on the chip-level
to other embedded peripherals, such as embedded comparators), are protected with digital
filters that prevent any glitches and noise perturbations to propagate inside the LPTIM. This
is in order to prevent spurious counts or triggers.
Before activating the digital filters, an internal clock source should first be provided to the
LPTIM. This is necessary to guarantee the proper operation of the filters.
452/771
Table 72. LPTIM1 external trigger connection (continued)
TRIGSEL
lptim_ext_trig6
lptim_ext_trig7
RM0401 Rev 3
External trigger
Reserved
Reserved
RM0401
Need help?
Do you have a question about the STM32F410 and is the answer not in the manual?
Questions and answers