Figure 112. Counter Timing Diagram, Internal Clock Divided By 2; Figure 113. Counter Timing Diagram, Internal Clock Divided By 4, Timx_Arr=0X36; Figure 114. Counter Timing Diagram, Internal Clock Divided By N - ST STM32F410 Reference Manual

Advanced arm-based 32-bit mcus
Table of Contents

Advertisement

General-purpose timers (TIM5)
RM0401

Figure 112. Counter timing diagram, internal clock divided by 2

Figure 113. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36

1. Center-aligned mode 2 or 3 is used with an UIF on overflow.

Figure 114. Counter timing diagram, internal clock divided by N

350/771
RM0401 Rev 3

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F410 and is the answer not in the manual?

Table of Contents

Save PDF