Spi Control Register 2 (Spi_Cr2) - ST STM32F410 Reference Manual

RM0401
Bit 2 MSTR: Master selection
Note: This bit should not be changed when communication is ongoing.
Bit1 CPOL: Clock polarity
Note: This bit should not be changed when communication is ongoing.
Bit 0 CPHA: Clock phase
Note: This bit should not be changed when communication is ongoing.
25.7.2

SPI control register 2 (SPI_CR2)

Address offset: 0x04
Reset value: 0x0000
15 14 13 12
Res. Res. Res. Res.
Bits 15:8 Reserved, must be kept at reset value.
Bit 7 TXEIE: Tx buffer empty interrupt enable
Bit 6 RXNEIE: RX buffer not empty interrupt enable
Bit 5 ERRIE: Error interrupt enable
Bit 4 FRF: Frame format
Note: This bit is not used in I
Bit 3 Reserved. Forced to 0 by hardware.
0: Slave configuration
1: Master configuration
2
It is not used in I
0: CK to 0 when idle
1: CK to 1 when idle
2
It is not used in I
at TI mode.
0: The first clock transition is the first data capture edge
1: The second clock transition is the first data capture edge
2
It is not used in I
at TI mode.
11 10 9
Res. Res. Res.
0: TXE interrupt masked
1: TXE interrupt not masked. Used to generate an interrupt request when the TXE flag is set.
0: RXNE interrupt masked
1: RXNE interrupt not masked. Used to generate an interrupt request when the RXNE flag is
set.
This bit controls the generation of an interrupt when an error condition occurs (OVR,
CRCERR, MODF, FRE in SPI mode, and UDR, OVR, FRE in I
0: Error interrupt is masked
1: Error interrupt is enabled
0: SPI Motorola mode
1 SPI TI mode
Serial peripheral interface/ inter-IC sound (SPI/I2S)
S mode.
S mode and SPI TI mode except the case when CRC is applied
S mode and SPI TI mode except the case when CRC is applied
8 7 6
Res. TXEIE RXNEIE ERRIE
rw rw
2
S mode.
RM0401 Rev 3
5 4 3 2
FRF Res. SSOE
rw rw rw
2
S mode).
1 0
TXDMAEN RXDMAEN
rw rw
723/771
731