Table of Contents
Advertisement
APPENDIX
Appendix 3. Control registers
Event counter mode
(b15)
b7
b7
b6
b5
b4
b3
b2
20–26
(b8)
b0
b7
b1
b0
Timer Bi mode register (i = 0 to 2) (Addresses 5B
0 1
Bit name
Bit
Operating mode select bits
0
1
2
Count polarity select bit
3
Nothing is assigned.
4
This bit is ignored in event counter mode.
5
These bits are ignored in event counter mode.
6
7
: It may be either "0" or "1."
7751 Group User's Manual
b0
Timer B0 register (Addresses 51
Timer B1 register (Addresses 53
Timer B2 register (Addresses 55
Bit
Functions
15 to 0
These bits can be set to "0000
Assuming that the set value = n, the counter
divides the count source frequency by n + 1.
When reading, the register indicates the
counter value.
16
b1 b0
0 1 : Event counter mode
b3 b2
0 0 : Count at falling edge of external signal
0 1 : Count at rising edge of external signal
1 0 : Counts at both falling and rising edges
of external signal
1 1 : Not selected
, 50
)
16
16
, 52
)
16
16
, 54
)
16
16
At reset
" to "FFFF
."
16
16
Undefined
to 5D
)
16
Functions
At reset
0
0
0
0
Undefined
Undefined
0
0
RW
RW
RW
RW
RW
RW
RW
—
—
RW
RW
Advertisement
Table of Contents
