Renesas 7700 FAMILY User Manual page 456

Appendix 2. Memory assignment in SFR area
Access characteristics
: It is possible to read the bit state at reading. The written value becomes valid data.
RW
: It is possible to read the bit state at reading. The written value becomes invalid.
RO
: The written value becomes valid data. It is impossible to read the bit state.
WO
: Nothing is assigned. It is impossible to read the bit state. The written value is ignored.
State immediately after a reset
: "0" immediately after a reset.
0
: "1" immediately after a reset.
1
: Undefined immediately after
?
a reset.
Address Register name
0
16
1
16
2
16 Port P0 register
3
16
Port P1 register
4
Port P0 direction register
16
5
Port P1 direction register
16
6
Port P2 register
16
Port P3 register
7
16
8
Port P2 direction register
16
9
Port P3 direction register
16
A
Port P4 register
16
B
Port P5 register
16
C
Port P4 direction register
16
D Port P5 direction register
16
E Port P6 register
16
F
Port P7 register
16
10
Port P6 direction register
16
Port P7 direction register
11
16
12
Port P8 register
16
13
16
14
Port P8 direction register
16
15
16
16
16
17
16
18
16
19
16
1A
16
1B
16
1C
16
1D
16
1E
16 A-D control register 0
A-D control register 1
1F
16
Appendix 2. Memory assignment in SFR area
: Always "0" at reading
0
: Always undefined at reading
?
0
: "0" immediately after a reset. Fix this bit to "0."
Access characteristics
b7
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
7751 Group User's Manual
State immediately after a reset
b0 b7
?
?
?
?
00
16
00
16
?
0 0 0 0
00
16
0 0 0 0 0
?
?
00
16
00
16
?
?
00
16
00
16
?
?
00
16
?
?
?
?
?
?
?
?
?
0 0 0 0 0
? ? ? 0 0
APPENDIX
b0
?
0 0 0
? ? ?
0 1 1
20–5