Hitachi SH7750 series Hardware Manual page 646

Superh risc engine
Hide thumbs Also See for SH7750 series:
Table of Contents

Advertisement

Retransfer Operation when SCI is in Transmit Mode: Figure 17.12 illustrates the retransfer
operation when the SCI is in transmit mode.
1. If an error signal is sent back from the receiving side after transmission of one frame is
completed, the FER/ERS bit in SCSSR1 is set to 1. If the RIE bit in SCSCR1 is enabled at this
time, an ERI interrupt request is generated. The FER/ERS bit in SCSSR1 should be cleared to
0 before the next parity bit is sampled.
2. The TEND bit in SCSSR1 is not set for a frame for which an error signal indicating an error is
received.
3. If an error signal is not sent back from the receiving side, the FER/ERS bit in SCSSR1 is not
set.
4. If an error signal is not sent back from the receiving side, transmission of one frame, including
a retransfer, is judged to have been completed, and the TEND bit in SCSSR1 is set to 1. If the
TIE bit in SCSCR1 is enabled at this time, a TXI interrupt request is generated.
nth transfer frame
Ds
D0
D1 D2 D3 D4 D5 D6 D7 Dp
TDRE
Transfer from SCTDR1
to SCTSR1
TEND
FER/ERS
Figure 17.12 Retransfer Operation in SCI Transmit Mode
Retransferred frame
DE
Ds
D0 D1
D2
D3
Transfer from SCTDR1
to SCTSR1
2
1
(DE)
D4
D5 D6 D7 Dp
4
3
Rev. 4.0, 04/00, page 635 of 850
Transfer frame n+1
Ds
D0
D1
D2
D3
D4
Transfer from
SCTDR1 to
SCTSR1

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7750sSh7750

Table of Contents