Hitachi SH7750 series Hardware Manual page 217

Superh risc engine
Hide thumbs Also See for SH7750 series:
Table of Contents

Advertisement

Bit:
Initial value:
R/W:
Bit:
Initial value:
R/W:
Bits 15 to 12—Reserved: These bits are always read as 0, and should only be written with 0.
Bit 11—Clock Output Enable (CKOEN): Specifies whether a clock is output from the CKIO
pin or the CKIO pin is placed in the high-impedance state. When the CKIO pin goes to the high-
impedance state, operation continues at the operating frequency before this state was entered.
When the CKIO pin becomes high-impedance, it is pulled up.
Bit 11: CKOEN
0
1
Bit 10—PLL Circuit 1 Enable (PLL1EN): Specifies whether PLL circuit 1 is on or off.
Bit 10: PLL1EN
0
1
Bit 9—PLL Circuit 2 Enable (PLL2EN): Specifies whether PLL circuit 2 is on or off.
Bit 9: PLL2EN
0
1
Rev. 4.0, 04/00, page 204 of 850
15
14
0
0
R
R
7
6
IFC1
IFC0
BFC2
R/W
R/W
Description
CKIO pin goes to high-impedance state (pulled up)
Clock is output from CKIO pin
Description
PLL circuit 1 is not used
PLL circuit 1 is used
Description
PLL circuit 2 is not used
PLL circuit 2 is used
13
12
CKOEN PLL1EN PLL2EN
0
0
R
R
5
4
BFC1
BFC0
R/W
R/W
11
10
1
1
R/W
R/W
3
2
PFC2
PFC1
R/W
R/W
9
8
IFC2
1
R/W
R/W
1
0
PFC0
R/W
R/W
(Initial value)
(Initial value)
(Initial value)

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7750sSh7750

Table of Contents