Register Configuration; Caution - Hitachi SH7750 series Hardware Manual

Superh risc engine
Hide thumbs Also See for SH7750 series:
Table of Contents

Advertisement

3.1.3

Register Configuration

The MMU registers are shown in table 3.1.
Table 3.1
MMU Registers
Name
Page table entry high
register
Page table entry low
register
Page table entry
assistance register
Translation table base
register
TLB exception address
register
MMU control register
Notes: 1. The initial value is the value after a power-on reset or manual reset.
2. This is the address when using the virtual/physical address space P4 area. When
making an access from physical address space area 7 using the TLB, the upper 3 bits
of the address are ignored.
3.1.4

Caution

Operation is not guaranteed if an area designated as a reserved area in this manual is accessed.
Rev. 4.0, 04/00, page 28 of 850
Abbrevia-
tion
R/W
PTEH
R/W
PTEL
R/W
PTEA
R/W
TTB
R/W
TEA
R/W
MMUCR
R/W
Initial
P4
1
Value*
Address*
Undefined
H'FF00 0000 H'1F00 0000 32
Undefined
H'FF00 0004 H'1F00 0004 32
Undefined
H'FF00 0034 H'1F00 0034 32
Undefined
H'FF00 0008 H'1F00 0008 32
Undefined
H'FF00 000C H'1F00 000C 32
H'0000 0000 H'FF00 0010 H'1F00 0010 32
Area 7
2
2
Address*
Access
Size

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7750sSh7750

Table of Contents