Hitachi SH7750 series Hardware Manual page 464

Superh risc engine
Hide thumbs Also See for SH7750 series:
Table of Contents

Advertisement

Relationship between DMA Transfer Type, Request Mode, and Bus Mode
Table 14.7 shows the relationship between the type of DMA transfer, the request mode, and the
bus mode.
Table 14.7 Relationship between DMA Transfer Type, Request Mode, and Bus Mode
Address
Mode
Type of Transfer
Single
External device with DACK
and external memory
External device with DACK
and memory-mapped
external device
Dual
External memory and
external memory
External memory and
memory-mapped external
device
Memory-mapped external
device and memory-mapped
external device
External memory and
on-chip peripheral module
Memory-mapped external
device and on-chip
peripheral module
32B: 32-byte burst transfer
B:
Burst
C:
Cycle steal
Notes: 1. External request, auto-request, or on-chip peripheral module request (TMU input
capture interrupt request) possible. In the case of an on-chip peripheral module request,
it is not possible to specify external memory data transfer with the SCI (SCIF) as the
transfer request source.
2. External request, auto-request, or on-chip peripheral module request possible. If the
transfer request source is the SCI (SCIF), either the transfer source must be SCRDR1
(SCFRDR2) or the transfer destination must be SCTDR1 (SCFTDR2).
3. When the transfer request source is the SCI (SCIF), only cycle steal mode can be used.
4. Access size permitted for the on-chip peripheral module register that is the transfer
source or transfer destination.
5. When the transfer request is an external request, only channels 0 and 1 can be used.
6.
In DDT mode, transfer requests can be accepted for all channels from external devices
capable of DTR format output.
7.
See tables 14.8 and 14.9 for the transfer sources and transfer destinations in DMA
transfer by means of an external request.
Request
Bus
Mode
Mode
External
B/C
External
B/C
1
Internal*
B/C
7
External*
1
Internal*
B/C
7
External*
1
Internal*
B/C
7
External*
2
3
Internal*
B/C*
2
3
Internal*
B/C*
Transfer Size
Usable
(Bits)
Channels
8/16/32/64/32B 0, 1 (2, 3)*
8/16/32/64/32B 0, 1 (2, 3)*
8/16/32/64/32B 0, 1, 2, 3*
8/16/32/64/32B 0, 1, 2, 3*
8/16/32/64/32B 0, 1, 2, 3*
4
8/16/32/64*
0, 1, 2, 3*
4
8/16/32/64*
0, 1, 2, 3*
Rev. 4.0, 04/00, page 453 of 850
6
6
5,
6
*
5,
6
*
5,
6
*
5,
6
*
5,
6
*

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7750sSh7750

Table of Contents