Hitachi SH7750 series Hardware Manual page 407

Superh risc engine
Hide thumbs Also See for SH7750 series:
Table of Contents

Advertisement

Tm1
Tmd1w
Tmd1
Tmd2w
Tmd2
Tmd3
Tmd4w
Tmd4
CKIO
/
D63–D0
A
D1
D2
D0
D3
RD/
DACKn
(DA)
Figure 13.59 MPX Interface Timing 8
(Burst Write Cycle, AnW = 1, External Wait Control, Bus Width: 64 Bits,
Transfer Data Size: 32 Bytes)
Rev. 4.0, 04/00, page 396 of 850

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7750sSh7750

Table of Contents