Hitachi SH7750 series Hardware Manual page 529

Superh risc engine
Hide thumbs Also See for SH7750 series:
Table of Contents

Advertisement

Bit 2—Transmit End (TEND): Indicates that there is no valid data in SCTDR1 when the last bit
of the transmit character is sent, and transmission has been ended.
The TEND flag is read-only and cannot be modified.
Bit 2: TEND
0
1
Bit 1—Multiprocessor Bit (MPB): When reception is performed using a multiprocessor format
in asynchronous mode, MPB stores the multiprocessor bit in the receive data.
The MPB flag is read-only and cannot be modified.
Bit 1: MPB
0
1
Note: * Retains its previous state when the RE bit in SCSCR1 is cleared to 0 while using a
multiprocessor format.
Rev. 4.0, 04/00, page 518 of 850
Description
Transmission is in progress
[Clearing conditions]
When 0 is written to TDRE after reading TDRE = 1
When data is written to SCTDR1 by the DMAC
Transmission has been ended
[Setting conditions]
Power-on reset, manual reset, standby mode, or module standby
When the TE bit in SCSCR1 is 0
When TDRE = 1 on transmission of the last bit of a 1-byte serial transmit
character
Description
Data with a 0 multiprocessor bit has been received*
Data with a 1 multiprocessor bit has been received
(Initial value)
(Initial value)

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7750sSh7750

Table of Contents