Hitachi SH7750 series Hardware Manual page 415

Figure 13.67 MPX Interface Timing 8
(Burst Write Cycle, AnW = 1, External Wait Control, Bus Width: 32 Bits,
Transfer Data Size: 32 Bytes)
Rev. 4.0, 04/00, page 404 of 850