Table of Contents
Advertisement
Output Compare .............................................. 203
Output Compare
(2 Channels per One Module)............... 192
Output Compare Register.................................. 204
Output Compare Timing
Output Compare Timing ................................... 214
Output Data Register
Input Data Register (UIDR) and Output Data Register
(UODR) ............................................. 319
Output Waveform
Sample Output Waveform
when CMOD[1:0] = 00
Sample Output Waveform
when CMOD[1:0] = 10
Sample Output Waveform
when CMOD[1:0] = 11
Sample Output Waveform with Two Compare
Registers when CMOD[1:0] = 01
Overall Control Registers
Overall Control Registers.................................. 466
List of Overall Control Registers ....................... 458
Overrun
Receive Overrun .............................................. 505
Overview
Overview ........................................................ 106
P
Package
Package Dimensions .......................................... 12
PADR
Program Address Detection Registers (PADR0,
PADR1, PADR3 to PADR5)................ 545
Parity Bit
Parity Bit......................................................... 328
PC
Program Counter (PC) ........................................ 44
Phase Modulation
Recommended Startup Sequence for Phase
Modulation Mode ............................... 121
Pin Assignment
Pin Assignment of
MB90394HA/MB90F394H(A)............... 11
Pin Assignment of MB90V390H ........................... 9
Pin Assignment of
MB90V390HA/MB90V390HB .............. 10
Pin Functions
Pin Functions..................................................... 13
PLL Clock
Selection of a PLL Clock Multiplier .................... 97
PLL Clock Mode
Main Clock Mode and PLL Clock Mode .............. 97
Port Data Register
Port Data Register ............................................ 172
Reading the Port Data Register.......................... 173
.........................210
B
.........................212
B
.........................213
B
.........211
B
PPG0 Operation Mode Control Register
PPG0 Operation Mode Control Register
(PPGC0) .............................................255
PPG0/1 Clock Select Register
PPG0/1 Clock Select Register (PPG01) ..............259
PPG01
PPG0/1 Clock Select Register (PPG01) ..............259
PPG1 Operation Mode Control Register
PPG1 Operation Mode Control Register
(PPGC1) .............................................257
PPGC0
PPG0 Operation Mode Control Register
(PPGC0) .............................................255
PPGC1
PPG1 Operation Mode Control Register
(PPGC1) .............................................257
Prefix
Bank Select Prefix ..............................................47
Common Register Bank Prefix (CMR) .................48
Flag Change Disable Prefix (NCC).......................48
Prefix Instruction
Restrictions on Interrupt Disable Instructions and
Prefix Instructions..................................49
PRLH
Reload Register (PRLL/PRLH)..........................261
PRLL
Reload Register (PRLL/PRLH)..........................261
Processor Status
Processor Status (PS) ..........................................41
Product
Product Overview .................................................2
Program Address Detection Registers
Program Address Detection Registers (PADR0,
PADR1, PADR3 to PADR5) ................545
Program Counter
Program Counter (PC).........................................44
Programmer
Example of Minimum Connection to the Flash
Microcontroller Programmer (Power
Supplied From the Programmer) ...........602
Example of Serial Programming Connection (Power
Supplied From the Programmer) ...........598
Programming Flow Charts
Programming Flow Charts.................................435
Protection Function
A/D Conversion Data Protection Function ..........298
PS
Processor Status (PS) ..........................................41
PSCCR
Configuration of the PLL and Special Configuration
Control Register (PSCCR)......................95
Pulse Width
Relationship between 8/16-bit PPG Reload Value and
Pulse Width.........................................263
705
Advertisement
Table of Contents
