Features - Fujitsu MB90390 Series Hardware Manual

Table of Contents

Advertisement

1.2

Features

Table 1.2-1 lists the features of the MB90390 series.
■ Features
Table 1.2-1 Features of the MB90390 Series (1/3)
Features
2 channels
Full duplex double buffer
UART
Supports asynchronous/synchronous (with start/stop bit) transfer
Baud rate: 4808/9615/10417/19230/38460/62500/500000bps (asynchronous)
2 channels
UART (SCI / LIN)
1 channel (MB90V390H)
2
1 channel
I
C (400kbps)
Transfer can be started from MSB or LSB
Supports internal clock synchronized transfer and external clock synchronized transfer
Serial I/O
Supports positive-edge and negative-edge clock synchronization
Baud rate: 31.25k/62.5k/125k/500k/1Mbps at System clock = 24MHz
15 input channels
A/D Converter
10-bit or 8-bit resolution
Conversion time: 4.9 μs (per one channel)
16-bit Reload
Operation clock frequency: fsys/2
Timer
Supports External Event Count function
(2 channels)
Directly operates with the oscillation clock
Watch Timer
Read/Write accessible Second/Minute/Hour registers
Signals interrupts
Signals an interrupt when overflow
Supports Timer Clear when a match with Output Compare (Ch. 0)
Operation clock freq.: fsys/2
16-bit I/O Timer
freq.)
(2 channels)
I/O Timer 0 (clock input FRCK0) corresponds to ICU0/ICU1, OCU0/OCU1/OCU2/OCU3
I/O Timer 1 (clock input FRCK1) corresponds to ICU2/ICU3/ICU4/ICU5, OCU4/OCU5/OCU6/
OCU7
Signals an interrupt when a match with 16-bit I/O Timer
16-bit Output
Eight 16-bit compare registers.
Compare
A pair of compare registers can be used to generate an output signal.
(8 channels)
OCU6/OCU7 outputs are shared with ICU3/ICU5 inputs
MB90V390H
MB90V390HA
MB90V390HB
500k/1M/2Mbps (synchronous) at System clock = 24MHz
1
1
, fsys/2
MB90394HA
1 channel
3
5
, fsys/2
, fsys/2
(fsys = System clock frequency)
2
3
4
, fsys/2
, fsys/2
, fsys/2
CHAPTER 1 OVERVIEW
MB90F394H(A)
-
5
6
7
, fsys/2
, fsys/2
(fsys = System clock
3

Advertisement

Table of Contents
loading

Table of Contents