Fujitsu MB90390 Series Hardware Manual page 730

Table of Contents

Advertisement

Hardware Sequence Flags
Hardware Sequence Flags ................................. 565
I
I/O Area
I/O Area ............................................................ 28
I/O Maps
I/O Maps ......................................................... 606
I/O Port
I/O Port Registers............................................. 171
I/O Ports.......................................................... 170
2
I
C Clock Control Register
2
C Clock Control Register (ICCR).................... 428
I
2
I
C Data Register
2
C Data Register (IDAR) ................................. 427
I
2
I
C Data Register Contents ............................... 427
2
I
C Interface
2
I
C Interface Registers...................................... 408
2
I
C Seven Bit Slave Address Mask Register
2
I
C Seven Bit Slave Address Mask Register
(ISMK) .............................................. 426
2
I
C Seven Bit Slave Address Mask Register
Contents ............................................. 426
2
I
C Seven Bit Slave Address Register
2
C Seven Bit Slave Address Register ................ 425
I
2
I
C Seven Bit Slave Address Register
Contents ............................................. 425
IBCR
Bus Control Register (IBCR)............................. 413
IBSR
Bus Status Register (IBSR) ............................... 410
ICCR
2
I
C Clock Control Register (ICCR).................... 428
ICE
Input Capture Edge Register
(ICE01,ICE23,ICE45) ......................... 219
ICR
Interrupt Control Register (ICR) .......................... 59
ID
Setting ID ........................................................ 508
ID Register x
ID Register x (x=0 to 15) (IDRx) ....................... 496
ID Registers
List of Message Buffers (ID Registers)............... 460
IDAR
2
I
C Data Register (IDAR) ................................. 427
IDE Register
IDE Register (IDER) ........................................ 480
IDER
IDE Register (IDER) ........................................ 480
IDRx
ID Register x (x=0 to 15) (IDRx) ....................... 496
702
Indirect Addressing
Indirect Addressing .......................................... 631
Input Capture
Input Capture................................................... 215
Input Capture (2 Channels per One Module)....... 193
Input Capture Block Diagram............................ 215
Sample of Input Capture Fetch Timing............... 221
Input Capture Data Register
Input Capture Data Register .............................. 216
Input Capture Edge Register
Input Capture Edge Register
(ICE01,ICE23,ICE45) ......................... 219
Input Data Register
Input Data Register (UIDR) and Output Data Register
(UODR) ............................................. 319
Input Level Select Register
Input Level Select Register ............................... 176
Input-output Circuits
Input-output Circuits .......................................... 19
Instruction
Description of Instruction Presentation Items and
Symbols ............................................. 643
2
MC-16LX Instruction List............................. 646
F
Instruction Types ............................................. 622
Structure of Instruction Map ............................. 660
Instruction Presentation Items and Symbols
Description of Instruction Presentation Items and
Symbols ............................................. 643
Intelligent I/O Service
Intelligent I/O Service (EI
Interrupts ........................................... 224
Inter-CPU Connection
Inter-CPU Connection Method .......................... 381
Internal and External Clock
Internal and External Clock............................... 326
Internal Clock
Internal Clock Operation of 16-bit Reload
Timer................................................. 231
Internal Shift Clock
Internal Shift Clock Mode................................. 447
Interrupt
8/10-bit A/D Converter Interrupts...................... 294
8/10-bit A/D Converter Interrupts and
2
EI
OS ................................................ 294
8/16-bit PPG Interrupts..................................... 266
Intelligent I/O Service (EI
Interrupts ........................................... 224
Interrupt Causes,Interrupt Vectors,and Interrupt
Control Registers ................................ 692
Interrupt Function of the Extended Serial I/O
Interface............................................. 453
LIN-UART2, UART3 Interrupts ....................... 365
LIN-UART2, UART3 Interrupts and EI
2
OS) Function and
2
OS) Function and
2
OS ....... 367

Advertisement

Table of Contents
loading

Table of Contents