Table of Contents
Advertisement
CHAPTER 9 MEMORY ACCESS MODES
9.3
Mode Data of Memory Access Mode
Mode data is stored at "FFFFDF
operation. This data is fetched during a reset sequence and stored in the mode register
inside the device. The mode register value can be changed only by a reset sequence.
The setting of this register is valid after the reset sequence.
Always set the reserved bits to "0".
■ Mode Data
Figure 9.3-1 shows the mode data structure.
bit
7
M1
Mode data
■ Bus Mode Setting Bits
These bits are used to specify the operation mode after the reset sequence is completed. Table 9.3-1 lists the
bus mode setting bits and functions.
Table 9.3-1 Bus Mode Setting Bits and Functions
M1
0
0
1
1
166
" of main memory and used for controlling the CPU
H
Figure 9.3-1 Mode Data Structure
6
5
4
3
M0
0
0
0
M0
0
1
0
1
2
1
0
0
0
0
Function extension bit (reserved area)
Bus mode setting bits
Function
Single chip mode
(Inhibited)
Advertisement
Table of Contents
