Fujitsu MB90390 Series Hardware Manual page 663

Table of Contents

Advertisement

Program counter relative branch addressing (rel)
The address of the branch destination is a value determined by adding an 8-bit offset to the program
counter (PC) value. If the result of addition exceeds 16 bits, bank register incrementing or decrementing is
not performed and the excess part is ignored, and therefore the address is contained within a 64-kilobyte
bank. This addressing is used for both conditional and unconditional branch instructions. Address bits 16 to
23 are indicated by the program counter bank register (PCB).
Figure B.4-7 Example of Program Counter Relative Branch Addressing (rel)
BRA 10H (This instruction causes an unconditional relative branch.)
Before execution
After execution
Register list (rlst)
Specify a register to be pushed onto or popped from a stack.
A register is selected when the corresponding bit is 1 and deselected when the bit is 0.
PC 3 C 2 0
PCB 4 F
PC 3 C 3 2
PCB 4 F
Figure B.4-8 Configuration of the Register List
MSB
RW7 RW6 RW5 RW4 RW3 RW2 RW1 RW0
APPENDIX B Instructions
Memory space
4F3C32
H Next instruction
4F3C21
1 0
H
4F3C20
6 0
BRA 10
H
LSB
H
635

Advertisement

Table of Contents
loading

Table of Contents