Table of Contents
Advertisement
Figure 9.3-2 shows the access areas and physical addresses in each bus mode.
Figure 9.3-2 Access Areas and Physical Addresses in Each Bus Mode
Note:
This is only an example for the demonstration of different access areas. Any specific device might
differ from the shown map. Please refer to the respective Data sheet or Section "2.3 Memory Space
Map".
FFFFFF
H
ROM (FF bank)
FF0000
H
FEFFFF
H
ROM (FE bank)
FE0000
H
FDFFFF
H
ROM (FD bank)
FD0000
H
FCFFFF
H
ROM (FC bank)
FC0000
H
FBFFFF
H
ROM (FB bank)
FB0000
H
FAFFFF
H
ROM (FA bank)
FA0000
H
F9FFFF
H
ROM (F9 bank)
F90000
H
00FFFF
H
ROM (Image of
FF bank)
008000
H
0050FF
H
RAM 4KBytes
004100
H
003FFF
H
Peripheral
003500
H
0030FF
H
RAM 12KBytes
000100
H
0000BF
H
Peripheral
000000
H
CHAPTER 9 MEMORY ACCESS MODES
: No access
: Internal access
167
Advertisement
Table of Contents
