Table 570: Terminology - Broadcom BCM5722 Programmer's Manual

Programmer's Guide
10/15/07
Term
BD
Deferred Procedure Call (DPC) The ISR may schedule a O/S callback to process interrupts at a later time.
Expansion ROM
Host Coalescing
Interrupt Distribution Queue
Interrupt Service Routine (ISR)
Pre-boot execution (PXE)
Receive BD Initiator
Receive Data and Receive BD
Initiator
Receive Data Completion
Receive Queue Placement
Send BD Initiator
Send Data Initiator
Document 5722-PG101-R
A p pe nd ix D : Ter m i no lo g y

Table 570: Terminology

Definition
Buffer Descriptor.
PCI devices may optionally expose device specific programs to BIOS. For example,
network devices may place PXE bootcode in their expansion ROM region.
A hardware block which the BCM5722 Ethernet controller status block. The hardware will
drive a line interrupt or MSI.
The BCM5722 Ethernet controller supports four interrupt distribution queues per class of
service. The rules engine may place traffic into RX return rings based on rules checking.
Within each class of service, the traffic may further be organized in Interrupt Distribution
Queues. For example, frames with errors may be given lower data path priority over
frames without errors, all within the same class of service (RX Return Ring).
A procedure where device interrupts are processed.
An industry-standard client/server interface that allows networked computers that are not
yet loaded with an operating system to be configured and booted remotely.
The hardware block that DMA's BDs when receive ring indices are written.
The hardware block the updates packet buffers, in host memory, after an Ethernet frame
is received. The hardware block will also update the BD with information like checksum
and VLAN Tags.
The hardware block that updates the host coalescing engine after the packet buffers and
BD are DMAed to host memory.
The hardware block that routes a categorized frame to one of sixteen RX Return rings.
The hardware block that is activated when a Send producer index is updated by host
software. The hardware block will DMA a BD from host memory.
The hardware block updates the DMAs in the packet buffers from host memory. The
packet buffers are DMAed after the BD has been moved to device local memory.
Bro adco m Co rp or atio n
BCM5722
GPIO Hold Condition Page 532