Virtual Cpu Registers (Bcm5906 Only); Vcpu Status Register (Offset 0X5100); Table 319: Virtual Cpu Registers; Table 320: Vcpu Status Register Fields (Offset 0X5100) - Broadcom BCM5722 Programmer's Manual

BCM5722
V CPU R
IRTUAL
The following Virtual CPU registers are exposed to host software to provide a mechanism to control the bootcode execution
and to pick up configuration data stored inside the EEPROM. The information in this section is not intended to provide a
comprehensive understanding of the VCPU architecture.
Offset
0x5100–0x5103
0x5104–0x5107
0x5108–0x510b
0x510c–0x510f
0x5110–0x5113
0x5114–0x5117
0x5118–0x511B
0x511C–0x53ff
VCPU S R
TATUS EGISTER
This register controls the operation of the VCPU and provides the monitoring of the VCPU activities.
Bit Field
31 Invalid Signature When set to '1', indicates that an invalid signature is fetched from
30 Parity Error
29 Illegal Opcode
28 Idle Instruction
27 Driver Reset
26 Init Done
Page 321

Virtual CPU Registers (BCM5906 Only)

(BCM5906 O
EGISTERS

Table 319: Virtual CPU Registers

Register
VCPU Status Register
Device Configuration Shadow Register
VCPU Holding Register
VCPU Data Register
VCPU Debug Register
VCPU Config Shadow 1 Register
VCPU Config Shadow 2 Register
Reserved
(O 0 5100)
FFSET X

Table 320: VCPU Status Register Fields (Offset 0x5100)

Description
EEPROM. The VCPU stops execution until a reset is issued.
When set to '1', indicates that an instruction with parity error is
fetched from EEPROM or internal ROM. The VCPU stops stop
execution until a reset is issued.
When set to '1', indicates that an illegal op-code is fetched from
EEPROM or internal ROM. The VCPU stops execution until a
reset is issued.
When set to '1', indicates that an Idle instruction is fetched from
EEPROM or internal ROM. The VCPU stops execution until a
reset is issued.
When set to '1', the driver reset booting procedure is different
than the other resets. The bootcode checks this bit to decide
which procedure to choose. This bit is cleared on a hard reset.
Note : The driver needs to set this bit to "1" before issuing a GRC
or VCPU reset. Combining with bit 26, the driver can
communicate with the Broadcom device on the reset/init
sequence.
Indicates to the host that the VCPU has finished the initialization
and the host can start the driver loading.
Bro adco m C orp or atio n
Programmer's Guide
)
NLY
Init
0
0
0
0
0
0
10/15/07
Access
RO
RO
RO
RO
RW
R/W
Document 5722-PG101-R