Table 120: Msi Capability Id Register (Offset 0X58); Table 121: Vendor-Specific Next Capabilities Pointer Register (Offset 0X59); Table 122: Vendor-Specific Capabilities Length Register (Offset 0X5A); Table 123: Reset Counters Register (Offset 0X5C) - Broadcom BCM5722 Programmer's Manual

Programmer's Guide
10/15/07
B V
ROADCOM ENDOR
The device supports the following Vendor-Specific Capability registers.
V -S C
ENDOR PECIFIC
This 8-bit register identifies this item in the Capabilities List as a Vendor-Specific Capability item.
Bit Field
7:0 Vendor Specific
Capability ID
V -S N
ENDOR PECIFIC
This register points to the next item in the Capabilities List.

Table 121: Vendor-Specific Next Capabilities Pointer Register (Offset 0x59)

Bit Field
7:0 Vendor Specific
Capability Length
V -S C
ENDOR PECIFIC

Table 122: Vendor-Specific Capabilities Length Register (Offset 0x5A)

Bit Field
15:0 Vendor Specific Next
Capabilities
R C R
ESET OUNTERS
Bit Field
31:28 PCI Clock Core Syn
Reset Counter
27:24 Hot Reset Counter
23:16 GRC Reset Counter
15:8 PCI-E Reset (Perst)
Counter
7:0 Link Down Reset
Counter
Document 5722-PG101-R
-S
PECIFIC
ID R
APABILITY EGISTER

Table 120: MSI Capability ID Register (Offset 0x58)

Description
Identifies this item as Vendor-Specific Capability item
C P
EXT APABILITIES
Description
Points to the next capabilities block that is MSI.
L
APABILITIES ENGTH
Description
Length of Vendor-Specific Capability Item in bytes
including the Vendor-Specific Capability Header
(0x58–0x5B) of 4 bytes.
(O 0
EGISTER FFSET

Table 123: Reset Counters Register (Offset 0x5C)

Description
Keeps track of number of Core Syn Reset Events that are
synchronized in the PCI clock domain
Keeps track of number of Hot Reset Events
Keeps track of number of GRC Reset Events
Keeps track of number of PCIe Reset (Perst) Events
Keeps track of number of Link Down Reset Events
Bro adco m Co rp or atio n
C
APABILITIES
(O 0 58)
FFSET X
R (O
OINTER EGISTER
R (O
EGISTER FFSET
5C)
X
Broadcom Vendor-Specific Capabilities
Init
09h
0 59)
FFSET X
Init
0xE8
0 5A)
X
Init
0x78
Init
xx
xx
xx
xx
xx
BCM5722
Access
RO
Access
RO
Access
RO
Access
R/W
R/W
R/W
R/W
R/W
Page 202