Table of Contents
Advertisement
Pin Descriptions
Pin Descriptions
Table 6-2
describes pin function.
Table 6-2. SPORT Pin Descriptions
Internal Nodes
SPORT5–0_DA_I/O
SPORT5–0_DB_I/O
SPORT5–0_CLK_I/O
SPORT5–0_FS_I/O
SPORT5–0_DA_PBEN_O
SPORT5–0_DB_PBEN_O
SPORT5–0_CLK_PBEN_O
SPORT5–0_FS_PBEN_O
SRU Configuration
Any of the serial port's signals can be mapped to digital applications inter-
face (
) pins through the signal routing unit (SRU) as shown in
DAI_Px
Table
6-3.
For more information, see Chapter 5, Digital Application
Interface.
6-6
www.BDTIC.com/ADI
Direction
Description
I/O
Data Receive or T ransmit Channel A. Bidirectional
data pin. This signal can be configured as an output
to transmit serial data, or as an input to receive
serial data.
I/O
Data Receive or T ransmit Channel B. Bidirectional
data pin. This signal can be configured as an output
to transmit serial data, or as an input to receive
serial data.
Transmit/Receive Serial Clock. This signal can be
I/O
either internally or externally generated.
Transmit/Receive Frame Sync. The frame sync
I/O
pulse initiates shifting of serial data. This signal is
either generated internally or externally. It can be
active high or low or an early or a late frame sync , in
reference to the shifting of serial data.
O
Only driven in master mode.
O
O
O
ADSP-2136x SHARC Processor Hardware Reference
for the ADSP-21362/3/4/5/6 Processors
Advertisement
Table of Contents
