Analog Devices SHARC ADSP-2136 Series Hardware Reference Manual page 16

Table of Contents

Advertisement

Contents
Pin Descriptions ................................................................... 8-11
SRU Programming ........................................................... 8-12
Register Descriptions ............................................................ 8-12
Control Register (IDP_PP_CTL) ...................................... 8-12
PDAP Data Packing .............................................................. 8-13
Mode 11 (No Packing) ..................................................... 8-13
Mode 10 (Packing by 2) .................................................... 8-14
Mode 01 (Packing by 3) .................................................... 8-14
Mode 00 (Packing by 4) .................................................... 8-14
Timing ................................................................................. 8-15
Data Buffer ...................................................................... 8-17
Data Transfer Types .................................................................... 8-18
Core Transfers ....................................................................... 8-18
DMA Transfers ..................................................................... 8-19
DMA Channel Priority ..................................................... 8-19
Standard DMA ................................................................. 8-20
Ping-Pong DMA ............................................................... 8-20
Data Input Format ........................................................... 8-21
Multichannel DMA Operation ......................................... 8-22
Multichannel FIFO Status ................................................ 8-22
Interrupts ............................................................................. 8-23
Core FIFO Threshold Interrupts ....................................... 8-23
DMA Interrupts ............................................................... 8-23
FIFO Overflow Interrupts ................................................ 8-24
xvi
www.BDTIC.com/ADI
ADSP-2136x SHARC Processor Hardware Reference
for the ADSP-21362/3/4/5/6 Processors

Advertisement

Table of Contents
loading

Table of Contents