Analog Devices SHARC ADSP-2136 Series Hardware Reference Manual page 432

Table of Contents

Programming Examples

#define PCG_CTLB0

#define PCG_CTLB1

#define PCG_PW

/* SRU Definitions */

#define PCG_CLKA_O

#define PCG_CLKB_P

#define PCG_FSB_P

#define PBEN_HIGH_Of

//Bit Positions

#define PCG_EXTB_I

#define DAI_PB02

#define PCG_PWB

/* Bit Definitions */

#define ENCLKA

#define ENFSB

#define ENCLKB

#define CLKBSOURCE

#define FSBSOURCE

/* Main code section */

.global _main; /* Make main global to be accessed by ISR */

.section/pm seg_pmco;

/*Route PCG Channel A clock to PCG Channel B Input via SRU*/

r0 = (PCG_CLKA_O<<PCG_EXTB_I);

dm(SRU_CLK4) = r0;

/* Route PCG Channel B clock to DAI Pin 1 via SRU */

/* Route PCG Channel B frame sync to DAI Pin 2 via SRU */

r0 = (PCG_CLKB_P|(PCG_FSB_P<<DAI_PB02));

dm(SRU_PIN0) = r0;

www.BDTIC.com/ADI

ADSP-2136x SHARC Processor Hardware Reference

for the ADSP-21362/3/4/5/6 Processors