Analog Devices SHARC ADSP-2136 Series Hardware Reference Manual page 640

Table of Contents

Advertisement

Index
master mode
SPORTs enable, 6-34, 6-39,
master mode operation
SPORTs,
6-30
master out slave in (MOSIx) pin, 7-5,
master-slave interconnections,
MCM, multichannel mode, See serial port
modes, multichannel mode
memory
data transfer, FIFO,
8-18
mapped IOP (RXSPI and TXSPI) buffer
registers,
7-29
memory-mapped registers,
parallel port access,
4-22
TCB allocation for DMA,
memory-mapped peripheral,
memory-mapped registers, 2-5, 2-32, 4-11,
5-2
memory-to-memory port
buffers,
3-3
channels, DMA,
3-2
features,
3-2
FIFO,
3-3
interrupts,
3-3
programming,
3-4
throughput,
3-3
memory transfer types,
2-1
MISCAx_I (signal routing unit external
miscellaneous) register,
miscellaneous signal routing
(SRU_EXT_MISCx) registers (Gr oup
E),
A-98
MISOx pins, 7-5,
7-14
mode
16-bit, 4-5, 4-9,
4-10
8-bit, 4-5,
4-8
left-justified (IDP),
8-4
left-justified (SPORT), 6-36,
master (SPI),
7-44
open drain (SPI),
7-17
I-12
www.BDTIC.com/ADI
(continued)
6-44
7-14
7-3
A-2
2-20
4-21
13-14
C-5
ADSP-2136x SHARC Processor Hardware Reference
for the ADSP-21362/3/4/5/6 Processors
mode
right-justified (IDP),
serial mode settings (IDP),
single channel double frequency
(SPDIF),
11-8
standard serial, 6-34,
TDM (SPORT),
6-5
timer,
A-56
two channel (SPDIF),
mode fault error (MME) bit,
mode fault (multimaster error) SPI DMA
status (MME) bit,
modes
audio,
C-2
to
C-9
MOSIx pins, 7-5,
7-14
most significant byte first (MSBF)
MPEG-2 format,
11-18
MRxCCSx (SPORT receive compand)
registers,
A-46
MRxCSx (SPORT receive select) registers,
A-46
MSBF (most significant byte first)
MTxCCSx (serial port transmit compand)
registers,
A-45
MTxCCSy and MRxCCSy (multichannel
compand select) registers,
MTxCSx (serial port transmit select)
registers,
A-45
multichannel- A and B channels,
multichannel compand select (MTxCCSy
and MRxCCSy) registers,
multichannel operation,
multiplexing,
14-24
FLAG use of, 14-19,
IDP channels,
8-4
parallel port,
4-4
PDAP use of, 14-19,
PDAP with SIP0,
8-9
pins,
14-17
to
14-24
PWM to parallel port,
(continued)
8-4
8-6
C-2
11-8
7-19
7-19
bit,A-16
bit,A-16
6-22
6-20
6-22
6-40
14-21
14-21
14-24

Advertisement

Table of Contents
loading

Table of Contents