Analog Devices SHARC ADSP-2136 Series Hardware Reference Manual page 260

Table of Contents

Advertisement

Programming Model
If the transmit buffer remains empty, or the receive buffer remains full,
the devices operate according to the states of the
registers.
SPICTLx
• If
SENDZ
transmits zero's on the
• If
SENDZ
mits the last word transmitted before the transmit buffer became
empty.
• If
= 1 and the receive buffer is full, the device continues to
GM
receive new data from the
the
RXSPI
• If
= 0 and the receive buffer is full, the incoming data is dis-
GM
carded, and the
Master Mode DMA Transfers
To configure the SPI port for master mode DMA transfers:
1. Specify which
one or more of the
registers.
2. Enable the device as a master and configure the SPI system by
selecting the appropriate word length, transfer format, baud rate,
and so on in the
(bits 1–0) in the
or receive with DMA mode (
3. Activate the desired slaves by clearing one or more of the SPI flag
bits (
SPIFLGx
7-36
www.BDTIC.com/ADI
= 1 and the transmit buffer is empty, the device repeatedly
MISO
= 0 and the transmit buffer is empty, it repeatedly trans-
MOSI
buffer.
registers are not updated.
RXSPIx
pins to use as the slave-select signals by setting
FLAG
bits (bits 3–0) in the SPI flag (
DSxEN
and
SPIBAUDx
registers is configured to select transmit
SPICTLx
) of the
SPIFLGx
ADSP-2136x SHARC Processor Hardware Reference
for the ADSP-21362/3/4/5/6 Processors
SENDZ
pin.
pin, overwriting the older data in
registers. The
SPICTLx
= 10).
TIMOD
registers, if
CPHASE
and
bits in the
GM
)
SPIFLGx
field
TIMOD
= 1.

Advertisement

Table of Contents
loading

Table of Contents