Processor Booting
Loading the Application's Interrupt Vector Table
1. The last header is recognized by the kernel indicating that booting
has nearly finished.
2. The kernel prepares a 256 x 48-word DMA starting at
IVT_START_ADDRESS
This overrides the kernel with the application's IVT. However, the
elfloader needs to temporarily include the RTI instruction at the
peripheral interrupt address, allowing a return from the last
interrupt.
3. The RTI instruction overrides the address where the code line is
stored.
While both DMA types
and
"Loading the Application's Interrupt Vector
ilar, loading the kernel is accomplished using hardware while
loading the IVT is accomplished using software.
It is very important to match the dedicated kernel to the dedicated
boot type (for example SPI kernel and SPI boot type) in the elf-
loader property page. If this is not done, the RTI instruction (in
"Loading the Application's Interrupt Vector
placed at the correct address. This causes execution errors.
Starting Program Execution
The processed interrupt returns the sequencer to the reset location by per-
forming the two following steps
1. Overriding the RTI instruction with the original code line
2. Starting program execution from reset location
14-34
www.BDTIC.com/ADI
.
("Loading the Boot Kernel Using DMA"
ADSP-2136x SHARC Processor Hardware Reference
for the ADSP-21362/3/4/5/6 Processors
Table") seem sim-
Table") will not be
Need help?
Do you have a question about the SHARC ADSP-2136 Series and is the answer not in the manual?