Table of Contents
Advertisement
CHAPTER 2 CPU
2.1
Overview of CPU Specifications
This section gives an overview of the CPU specifications.
■
Overview of the CPU specifications
2
The F
MC-16LX CPU core is a 16-bit CPU designed for devices such as consumer devices that
requires high-speed real-time processing. The F
controller applications, providing high-speed and high-efficiency control processes.
In addition to 16-bit data processing, the F
processing with an installed internal 32-bit accumulator (some instructions perform 32-bit data
processing). Memory spaces are a maximum of 16 M bytes (expandable) and can be accessed
by using a linear pointer or bank. Based on the F
is improved because of increasing the instructions supporting high-level languages, expanding
addressing modes, improving multiply and divide operation instructions, and enhancing bit
processing. The followings are features of F
❍ Minimum instruction execution time
40.0 ns/6.25 MHz oscillation multiplied by 4 (25 MHz/3.3 V ± 0.3 V for internal operation)
•
62.5 ns/4 MHz oscillation multiplied by 4 (16 MHz/3.0 V ± 0.3 V for internal operation)
•
•
PLL clock multiply scheme
❍ Maximum memory space: 16 M bytes, accessing by using a linear pointer or bank
❍ Instruction system optimized for control applications
•
Data types available: bit, byte, word, long word
•
Standard addressing mode: Use of 23-type, 32-bit accumulator for enhancing high-precision
operation
•
Signed multiply and divide operations, expanded RETI instruction
❍ Enhanced interrupt function: 8 priority levels (programmable)
❍ CPU independent automatic transfer function: Up to 16 channels μDMAC
❍ Multitasking-compatible instruction system in high-level language (C)
Use of system stack pointers, symmetrical instruction set, and barrel shift instruction
❍ Improved execution speed: 4-byte queue
24
2
MC-16LX instruction set is designed for
2
MC-16LX CPU core can provide 32-bit data
2
MC-8L AT architecture, its instruction system
2
MC-16LX CPU.
Advertisement
Table of Contents
