Fujitsu MB90480 Series Hardware Manual page 648

F2mc-16lx 16-bit microcontroller
Table of Contents

Advertisement

APPENDIX
Table D.8-18 10 String Instructions
Mnemonic
#
MOVS / MOVSI
2
MOVSD
2
SCEQ / SCEQI
2
SCEQD
2
FILS / FILSI
2
MOVSW / MOVSWI
2
MOVSWD
2
SCWEQ / SCWEQI
2
SCWEQD
2
FILSW / FILSWI
2
*1: 5 when RW0 is 0, 4 + 7 x (RW0) when the counter expires, or 7n + 5 when a match occurs
*2: 5 when RW0 is 0; otherwise, 4 + 8 x (RW0)
*3: (b) x (RW0) + (b) x (RW0) When the source and destination access different areas, calculate the (b) item individually.
*4: (b) x n
*5: 2 x (RW0)
*6: (c) x (RW0) + (c) x (RW0) When the source and destination access different areas, calculate the (c) item individually.
*7: (c) x n
Note:
m: RW0 value (counter value), n: Loop count
See Table D.5-1 and Table D.5-2 for information on (b) to (c) in the table.
626
~
RG
B
byte transfer @AH+ ← @AL+, counter = RW0
*2
*5
*3
byte transfer @AH- ← @AL-, counter = RW0
*2
*5
*3
byte search @AH+ ← AL, counter RW0
*1
*5
*4
byte search @AH- ← AL, counter RW0
*1
*5
*4
byte fill @AH+ ← AL, counter RW0
6m+6
*5
*3
word transfer @AH+ ← @AL+, counter = RW0
*2
*5
*6
word transfer @AH- ← @AL-, counter = RW0
*2
*5
*6
*1
*5
*7
word search @AH+ - AL, counter = RW0
*1
*5
*7
word search @AH- - AL, counter = RW0
word fill @AH+ ← AL, counter = RW0
6m+6
*5
*6
Operation
LH
-
-
-
-
-
-
-
-
-
-
AH
I
S
T
N
Z
V
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
*
*
*
-
-
-
-
*
*
*
-
-
-
-
*
*
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
*
*
*
-
-
-
-
*
*
*
-
-
-
-
*
*
-
C
RMW
-
-
-
-
*
-
*
-
-
-
-
-
-
-
*
-
*
-
-
-

Advertisement

Table of Contents
loading

Table of Contents