Fujitsu MB90480 Series Hardware Manual page 435

F2mc-16lx 16-bit microcontroller
Table of Contents

Advertisement

[bit5, bit4, bit3] CS2, CS1, CS0: Clock Select
These bits select the baud rate clock sources. When a dedicated baud rate generator is
selected, the baud rate will be determined at the same time.
PPG1 will be selected in the MB90480/485 series if an internal clock is selected.
Please do not use the following settings when dedicated baud rate generator is used at
synchronous transfer.
1) CS2 to CS0 = 000
2) CS2 to CS0 = 001
[bit2] Reserved
This bit is reserved.
[bit1] SCKE: SCLK Enable
This bit specifies whether to use SCK0 as a clock input pin or as a clock output pin during
communication in CLK synchronous mode (Mode 2). Set this bit to "0" in CLK asynchronous
mode or external clock mode.
0: The pin functions as clock input pin.
1: The pin functions as clock output pin.
Note:
An external clock source must be selected in advance for using as a clock input pin via this bit.
[bit0] SOE: Serial Output Enable
This bit specifies whether to use the external pin (SOT0), which is used also as a general-
purpose I/O port pin, as a serial output pin or as an I/O port pin.
0: The pin functions as a general-purpose I/O port pin.
1: The pin functions as the serial data output pin (SOT0).
CS2 to CS0
000
to 101
Dedicated baud rate generator
B
B
110
Internal clock
B
111
External clock
B
B
, DIV3 to DIV0 = 0000
B
Clock input
B
CHAPTER 19 UART
413

Advertisement

Table of Contents
loading

Table of Contents