Fujitsu MB90480 Series Hardware Manual page 12

3.7.5 Processing Time of the Extended Intelligent I/O Service (EI
3.8 Exception Processing Interrupt ........................................................................................................... 89
3.9 Stack Operation of Interrupt Processing ............................................................................................. 90
3.10 Sample Program of Interrupt Processing ............................................................................................ 92
3.11 Delay Interrupt Generation Module ..................................................................................................... 93
3.11.1 Operation of Delay Interrupt Generation Module ........................................................................... 94
CHAPTER 4 RESET ........................................................................................................ 95
4.1 Overview of Reset ............................................................................................................................... 96
4.2 Reset Factors and Oscillation Stabilization Wait Time ....................................................................... 98
4.3 External-Reset Pin ............................................................................................................................ 100
4.4 Resetting ........................................................................................................................................... 101
4.5 Reset-Factor Bits .............................................................................................................................. 103
4.6 Condition of Pins as Result of Reset ................................................................................................ 105
CHAPTER 5 CLOCKS ................................................................................................... 107
5.1 Overview of Clocks ........................................................................................................................... 108
5.2 Block Diagram of Clock Generator ................................................................................................... 110
5.3 Clock Selection Register (CKSCR) and PLL Output Selection Register (PLLOS) ........................... 112
5.4 Clock Modes ..................................................................................................................................... 117
5.5 Oscillation Stabilization Wait Time .................................................................................................... 121
5.6 Connecting Oscillator to External Clock ............................................................................................ 122
CHAPTER 6 LOW-POWER CONSUMPTION MODE .................................................... 123
6.1 Overview of Low-Power Consumption Mode .................................................................................... 124
6.2 Block Diagram of Low-Power Consumption Control Circuit .............................................................. 126
6.3 Low-Power Consumption Mode Control Register (LPMCR) ............................................................. 128
6.4 CPU Intermittent Operation Mode ..................................................................................................... 131
6.5 Standby Mode ................................................................................................................................... 132
6.5.1 Sleep Mode .................................................................................................................................. 133
6.5.2 Timebase Timer Mode ................................................................................................................. 135
6.5.3 Watch Mode ................................................................................................................................. 137
6.5.4 Stop Mode ................................................................................................................................... 139
6.6 State Transition Diagram .................................................................................................................. 141
6.7 Pin State in Standby Mode, Hold, and Reset .................................................................................... 143
6.8 Caution on Using Low-Power Consumption Mode ........................................................................... 148
CHAPTER 7 MODE SETTING ....................................................................................... 153
7.1 Mode Setting ..................................................................................................................................... 154
7.2 Mode Pins (MD2 to MD0) ................................................................................................................. 155
7.3 Mode Data ........................................................................................................................................ 156
7.4 External Memory Access .................................................................................................................. 160
7.4.1 Automatic ready function selection register (ARSR) .................................................................... 162
7.4.2 External address output control register (HACR) ......................................................................... 164
7.4.3 Bus control signal selection register (EPCR) ............................................................................... 165
7.5 Operation of Each Mode for Mode Setting ........................................................................................ 167
7.5.1 External memory access control signals ...................................................................................... 168
7.5.2 Ready function ............................................................................................................................. 171
2
OS) ................................................. 87
viii