Table of Contents
Advertisement
■
Setting method other than program example
● Method to enable/stop PPG operation
Set by the PPG operation enable bit (PPG01/PPG23/PPG45.PEN0 or 1).
To stop PPG operation
To enable PPG operation
Enable the PPG operation before the PPG is started.
● Method to set PPG operation mode
Set by the mode selection bits (PPGC01.MD[1:0]/PPGC23.MD[1:0]/PPGC45.MD[1:0]).
● Type of count clock and selection method
Channels 1, 3, 5 can select using the count clock selection bits (PPG01.PCS[2:0]/PPG23.
PCS[2:0]/PPG45.PCS[2:0]).
Channels 0, 2, 4 can select using the count clock selection bits (PPG01.PCM[2:0]/PPG23.
PCM[2:0]/PPG45.PCM[2:0]).
● Interrupt related register
The relationship between channel, interrupt level, and interrupt vector is shown in the following
table.
For details of the interrupt level and interrupt vector, see CHAPTER 3 INTERRUPT.
Channel
PPG0
PPG1
PPG2
PPG3
PPG4
PPG5
Clear the interrupt request flag (PPG01/PPG23/PPG45.PUF0 or PUF1) with software before
returning from the interrupt processing because the flag is not cleared automatically (write "0" to
PUF0 or PUF1 bit).
● Type of interrupt
One interrupt is provided. Caused by underflow of the PPG counter.
Control
Interrupt vector
#22
Address : FFFFA4
H
#23
Address : FFFFA0
H
#24
Address : FFFF9C
H
CHAPTER 15 8/16-BIT PPG TIMER
PPG operation enable bit (PEN0 or PEN1)
Set to "0"
Set to "1"
Interrupt level setting register
Interrupt control register 05 (ICR05)
Address : 0000B5
Interrupt control register 06 (ICR06)
Address : 0000B6
Interrupt control register 06 (ICR06)
Address : 0000B6
H
H
H
339
Advertisement
Table of Contents
