Hitachi H8S/2633 Hardware Manual page 91

ø
Address bus
AS
RD
HWR, LWR
Data bus
Figure 2-18 Pin States during On-Chip Memory Access
64
Bus cycle
T1
Unchanged
High
High
High
High-impedance state