Advertisement
Page
Item
906 to
25.3.5 Timing of On-Chip Supporting Modules
908
914
25.4 A/D Conversion Characteristics
915
25.5 D/A Conversion Characteristics
916
25.6 Flash Memory Characteristics
925, 927,
A.1 Instruction List
942
956, 957
A.2 Instruction Codes
974, 975
A.4 Number of States Required for Instruction
Execution
988, 989
A.5 Bus States During Instruction Execution
996 to
B.1 Addresses
1005
1006 to
B.2 Functions
1103
Revisions
(See Manual for Details)
Table 25-9 Timing of On-Chip
Supporting Modules
Note added
Figure 25-21 PPG Output Timing
amended
Table 25-11 A/D Conversion
Characteristics
Conditions amended
Table 25-12 D/A Conversion
Characteristics
Conditions amended
Added
Table A-1 Instruction Set
Notes on TAS Instruction added
MULXU and MULXS instruction
execution states amended
Table A-2 Instruction Codes
Notes on TAS Instruction added
Table A-5 Number of Cycles in
Instruction Execution
Notes on TAS Instruction added
Table A-6 Instruction Execution
Cycles
Notes on TAS Instruction added
Completely revised
Completely revised
Advertisement
