Advertisement
25.3.1 Clock Timing ........................................................................................................ 889
25.3.2 Control Signal Timing .......................................................................................... 891
25.3.3 Bus Timing ........................................................................................................... 893
25.3.4 DMAC Timing...................................................................................................... 902
25.3.5 Timing of On-Chip Supporting Modules.............................................................. 906
25.4 A/D Conversion Characteristics ........................................................................................ 914
25.5 D/A Conversion Characteristics ........................................................................................ 915
25.6 Flash Memory Characteristics ........................................................................................... 916
25.7 Usage Note ......................................................................................................................... 917
Appendix A Instruction Set
A.1
Instruction List ................................................................................................................... 919
A.2
Instruction Codes ............................................................................................................... 943
A.3
Operation Code Map.......................................................................................................... 958
A.4
Number of States Required for Instruction Execution....................................................... 962
A.5
Bus States During Instruction Execution ........................................................................... 976
A.6
Condition Code Modification ............................................................................................ 990
Appendix B Internal I/O Register
B.1
Addresses ........................................................................................................................... 996
B.2
Functions.......................................................................................................................... 1006
Appendix C I/O Port Block Diagrams
C.1
Port 1 Block Diagram ...................................................................................................... 1104
C.2
Port 3 Block Diagram ...................................................................................................... 1110
C.3
Port 4 Block Diagram ...................................................................................................... 1118
C.4
Port 7 Block Diagram ...................................................................................................... 1119
C.5
Port 9 Block Diagram ...................................................................................................... 1126
C.6
Port A Block Diagram...................................................................................................... 1127
C.7
Port B Block Diagram...................................................................................................... 1131
C.8
Port C Block Diagram...................................................................................................... 1132
C.9
Port D Block Diagram...................................................................................................... 1134
C.10 Port E Block Diagram...................................................................................................... 1135
C.11 Port E Block Diagram...................................................................................................... 1136
C.12 Port G Block Diagram...................................................................................................... 1144
Appendix D Pin States
D.1
Port States in Each Mode ................................................................................................. 1148
Appendix E Timing of Transition to and Recovery from
Hardware Standby Mode
Appendix F Product Code Lineup
............................................................................................... 919
.................................................................................... 996
......................................................................... 1104
...................................................................................................... 1148
............................................................................ 1152
................................................................................. 1153
xvii
Advertisement
