Tim1 Capture/Compare Register 2 (Timx_Ccr2); Tim1&Tim8 Capture/Compare Register 3 (Timx_Ccr3) - ST STM32F423 Reference Manual

RM0430
17.4.15

TIM1 capture/compare register 2 (TIMx_CCR2)

Address offset: 0x38
Reset value: 0x0000
15 14 13
rw rw rw
Bits 15:0 CCR2[15:0]: Capture/Compare 2 value
17.4.16 TIM1&TIM8 capture/compare register 3 (TIMx_CCR3)
Address offset: 0x3C
Reset value: 0x0000
15 14 13
rw rw rw
Bits 15:0 CCR3[15:0]: Capture/Compare value
If channel CC3 is configured as output:
CCR3 is the value to be loaded in the actual capture/compare 3 register (preload value).
It is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register
(bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when
an update event occurs.
The active capture/compare register contains the value to be compared to the counter
TIMx_CNT and signalled on OC3 output.
If channel CC3 is configured as input:
CCR3 is the counter value transferred by the last input capture 3 event (IC3).
12 11 10 9
rw rw rw rw
If channel CC2 is configured as output:
CCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).
It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register
(bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when
an update event occurs.
The active capture/compare register contains the value to be compared to the counter
TIMx_CNT and signalled on OC2 output.
If channel CC2 is configured as input:
CCR2 is the counter value transferred by the last input capture 2 event (IC2).
12 11 10 9
rw rw rw rw
Advanced-control timers (TIM1&TIM8)
8 7 6
CCR2[15:0]
rw rw rw
8 7 6
CCR3[15:0]
rw rw rw
RM0430 Rev 8
5 4 3 2
rw rw rw rw
5 4 3 2
rw rw rw rw
1 0
rw rw
1 0
rw rw
527/1324
533