RM0430
Figure 49. Synchronous multiplexed read mode waveforms - NOR, PSRAM (CRAM)
1. Byte lane outputs (NBL are not shown; for NOR access, they are held high, and, for PSRAM (CRAM)
access, they are held low.
Bit number
31:22
21
20
19
18:16
15
14
13
12
11
10
Table 66. FSMC_BCRx bit fields
Bit name
Reserved
0x000
WFDIS
As needed
CCLKEN
As needed
CBURSTRW
No effect on synchronous read
CPSIZE
0x0 (no effect in Asynchronous mode)
ASYNCWAIT 0x0
EXTMOD
0x0
To be set to 1 if the memory supports this feature, to be kept at 0
WAITEN
otherwise
WREN
No effect on synchronous read
WAITCFG
To be set according to memory
Reserved
0x0
RM0430 Rev 8
Flexible static memory controller (FSMC)
Value to set
293/1324
306
Need help?
Do you have a question about the STM32F423 and is the answer not in the manual?