Usart Interrupts; Table 172. Usart Interrupt Requests - ST STM32F423 Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F423:
Table of Contents

Advertisement

RM0430
Universal synchronous receiver transmitter (USART) /universal asynchronous receiver
Note:
Special behavior of break frames: when the CTS flow is enabled, the transmitter does not
check the nCTS input state to send a break.
28.5

USART interrupts

Transmit Data Register Empty
CTS flag
Transmission Complete
Received Data Ready to be Read
Overrun Error Detected
Idle Line Detected
Parity Error
Break Flag
Noise Flag, Overrun error and Framing Error
in multibuffer communication
The USART interrupt events are connected to the same interrupt vector (see
During transmission: Transmission Complete, Clear to Send or Transmit Data Register
empty interrupt.
While receiving: Idle Line detection, Overrun error, Receive Data register not empty,
Parity error, LIN break detection, Noise Flag (only in multi buffer communication) and
Framing Error (only in multi buffer communication).
These events generate an interrupt if the corresponding Enable Control Bit is set.

Table 172. USART interrupt requests

Interrupt event
RM0430 Rev 8
Event flag
Enable control bit
TXE
TXEIE
CTS
CTSIE
TC
TCIE
RXNE
RXNEIE
ORE
IDLE
IDLEIE
PE
PEIE
LBD
LBDIE
NF or ORE or FE
EIE
Figure
316).
923/1324
934

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F423 and is the answer not in the manual?

Questions and answers

Table of Contents