Dfsdm Filter X Injected Channel Group Selection Register (Dfsdm_Fltxjchgr); Dfsdm Filter X Control Register (Dfsdm_Fltxfcr) - ST STM32F423 Reference Manual

RM0430
15.8.5 DFSDM filter x injected channel group selection register
(DFSDM_FLTxJCHGR)
Address offset: 0x110 + 0x80 * x, (x = 0 to 3)
Reset value: 0x0000 0001
31 30 29
Res. Res. Res. Res.
15 14 13
Res. Res. Res. Res.
Bits 31:8 Reserved, must be kept at reset value.
Bits 7:0 JCHG[7:0]: Injected channel group selection
JCHG[y]=0: channel y is not part of the injected group
JCHG[y]=1: channel y is part of the injected group
If JSCAN=1, each of the selected channels is converted, one after another. The lowest channel
(channel 0, if selected) is converted first and the sequence ends at the highest selected channel.
If JSCAN=0, then only one channel is converted from the selected channels, and the channel
selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to
the lowest selected channel.
At least one channel must always be selected for the injected group. Writes causing all JCHG bits to
be zero are ignored.
15.8.6

DFSDM filter x control register (DFSDM_FLTxFCR)

Address offset: 0x114 + 0x80 * x, (x = 0 to 3)
Reset value: 0x0000 0000
31 30 29
FORD[2:0] Res.
rw rw rw
15 14 13
Res. Res. Res. Res.
28 27 26 25
Res. Res. Res.
12 11 10 9
Res. Res. Res.
28 27 26 25
Res. Res.
rw
12 11 10 9
Res. Res. Res.
Digital filter for sigma delta modulators (DFSDM)
24 23 22
Res. Res. Res.
8 7 6
Res.
rw rw
24 23 22
rw rw rw
8 7 6
Res.
rw rw
RM0430 Rev 8
21 20 19 18
Res. Res. Res. Res.
5 4 3 2
JCHG[7:0]
rw rw rw rw
21 20 19 18
FOSR[9:0]
rw rw rw rw
5 4 3 2
IOSR[7:0]
rw rw rw rw
17 16
Res. Res.
1 0
rw rw
17 16
rw rw
1 0
rw rw
433/1324
449