Spi_I 2 S Configuration Register (Spi_I2Scfgr) - ST STM32F423 Reference Manual

RM0430
2
29.7.8 SPI_I S configuration register (SPI_I2SCFGR)
Address offset: 0x1C
Reset value: 0x0000
15 14 13 12
ASTRE
Res. Res. Res.
rw
Bits 15:13 Reserved, must be kept at reset value.
Bit 12 ASTREN: Asynchronous start enable.
0: The Asynchronous start is disabled. When the I2S is enabled in slave mode, the I2S slave starts
the transfer when the I2S clock is received and an appropriate transition (depending on the protocol
selected) is detected on the WS signal.
1: The Asynchronous start is enabled. When the I2S is enabled in slave mode, the I2S slave starts
immediately the transfer when the I2S clock is received from the master without checking the
expected transition of WS signal.
Note: Note: The appropriate transition is a falling edge on WS signal when I2S Philips Standard is
used, or a rising edge for other standards.
Bit 11 I2SMOD: I2S mode selection
0: SPI mode is selected
1: I2S mode is selected
Note: This bit should be configured when the SPI or I
Bit 10 I2SE: I2S Enable
2
0: I S peripheral is disabled
2
1: I S peripheral is enabled
Note: This bit is not used in SPI mode.
Bits 9:8 I2SCFG: I2S configuration mode
00: Slave - transmit
01: Slave - receive
10: Master - transmit
11: Master - receive
Note: This bit should be configured when the I
It is not used in SPI mode.
Bit 7 PCMSYNC: PCM frame synchronization
0: Short frame synchronization
1: Long frame synchronization
Note: This bit has a meaning only if I2SSTD = 11 (PCM standard is used)
It is not used in SPI mode.
Bit 6 Reserved: forced at 0 by hardware
11 10 9
I2SMOD I2SE I2SCFG
N
rw rw rw
Serial peripheral interface/ inter-IC sound (SPI/I2S)
8 7 6
PCMSY
Res.
NC
rw rw
2
S is disabled
2
S is disabled.
RM0430 Rev 8
5 4 3 2
I2SSTD CKPOL DATLEN
rw rw rw rw
1 0
CHLEN
rw rw
983/1324
986