Figure 323. Hardware/Software Slave Select Management - ST STM32F423 Reference Manual

Advanced arm-based 32-bit mcus

Hide thumbs Also See for STM32F423:

Table of Contents

Serial peripheral interface/ inter-IC sound (SPI/I2S)

NSS output enable (SSM=0,SSOE = 1): this configuration is only used when the

MCU is set as master. The NSS pin is managed by the hardware. The NSS signal

is driven low as soon as the SPI is enabled in master mode (SPE=1), and is kept

low until the SPI is disabled (SPE =0).

NSS output disable (SSM=0, SSOE = 0): if the microcontroller is acting as the

master on the bus, this configuration allows multimaster capability. If the NSS pin

is pulled low in this mode, the SPI enters master mode fault state and the device is

automatically reconfigured in slave mode. In slave mode, the NSS pin works as a

standard "chip select" input and the slave is selected while NSS line is at low level.

Figure 323. Hardware/software slave select management

RM0430 Rev 8

Do you have a question about the STM32F423 and is the answer not in the manual?