Multiprocessor Communication; Table 170. Usart Receiver Tolerance When Div_Fraction Is Different From 0 - ST STM32F423 Reference Manual

RM0430 Universal synchronous receiver transmitter (USART) /universal asynchronous receiver

Table 170. USART receiver tolerance when DIV_Fraction is different from 0

M bit
0
1
Note: The figures specified in
the received frames contain some Idle frames of exactly 10-bit times when M=0 (11-bit times
when M=1).
28.4.6

Multiprocessor communication

There is a possibility of performing multiprocessor communication with the USART (several
USARTs connected in a network). For instance one of the USARTs can be the master, its TX
output is connected to the RX input of the other USART. The others are slaves, their
respective TX outputs are logically ANDed together and connected to the RX input of the
master.
In multiprocessor configurations it is often desirable that only the intended message
recipient should actively receive the full message contents, thus reducing redundant USART
service overhead for all non addressed receivers.
The non addressed devices may be placed in mute mode by means of the muting function.
In mute mode:
•
None of the reception status bits can be set.
•
All the receive interrupts are inhibited.
• The RWU bit in USART_CR1 register is set to 1. RWU can be controlled automatically
by hardware or written by the software under certain conditions.
The USART can enter or exit from mute mode using one of two methods, depending on the
WAKE bit in the USART_CR1 register:
•
Idle Line detection if the WAKE bit is reset,
•
Address Mark detection if the WAKE bit is set.
Idle line detection (WAKE=0)
The USART enters mute mode when the RWU bit is written to 1.
It wakes up when an Idle frame is detected. Then the RWU bit is cleared by hardware but
the IDLE bit is not set in the USART_SR register. RWU can also be written to 0 by software.
An example of mute mode behavior using Idle line detection is given in
OVER8 bit = 0
ONEBIT=0 ONEBIT=1
3.33% 3.88%
3.03% 3.53%
Table 169 and Table 170
RM0430 Rev 8
OVER8 bit = 1
ONEBIT=0
2%
1.82%
may slightly differ in the special case when
ONEBIT=1
3%
2.73%
Figure 299.
907/1324
934