Features Of The Can Controller - Altera cyclone V Technical Reference

2016.10.28
cv_5v4
Subscribe
The hard processor system (HPS) provides two controller area network (CAN) controllers for serial
communication with the Cortex-A9 microprocessor unit (MPU) subsystem host processor and the direct
memory access (DMA) controller using the CAN protocol. The CAN controllers are instances of the
Bosch D_CAN controller and compliant with ISO 11898-1.

Features of the CAN Controller

The CAN controllers offer the following features:
• Compliant with CAN Protocol Specification 2.0 parts A and B, available from the Bosch website.
• Programmable communication rate up to 1 Mbps
• Holds up to 128 messages
• Error correction code (ECC)
• 11-bit standard and 29-bit extended identifiers
• Programmable loopback mode
• External direct memory access (DMA) controller for large data transfers
• Automatic retransmission
Related Information
Bosch Semiconductor
2016 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Megacore, NIOS, Quartus and Stratix words and logos
©
are trademarks of Intel Corporation in the US and/or other countries. Other marks and brands may be claimed as the property of others. Intel warrants
performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make
changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of
device specifications before relying on any published information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Send Feedback
CAN Controller
25
ISO
9001:2008
Registered