Tim1 Capture/Compare Mode Register 2 [Alternate]; (Tim1_Ccmr2) - ST STM32WL5 Series Reference Manual

Advanced-control timer (TIM1)
Bits 31:16 Reserved, must be kept at reset value.
Bits 15:12 IC4F[3:0]: Input capture 4 filter
Bits 11:10 IC4PSC[1:0]: Input capture 4 prescaler
Bits 9:8 CC4S[1:0]: Capture/Compare 4 selection
Note: CC4S bits are writable only when the channel is OFF (CC4E = '0' in TIMx_CCER).
Bits 7:4 IC3F[3:0]: Input capture 3 filter
Bits 3:2 IC3PSC[1:0]: Input capture 3 prescaler
Bits 1:0 CC3S[1:0]: Capture/compare 3 selection
Note: CC3S bits are writable only when the channel is OFF (CC3E = '0' in TIMx_CCER).
25.4.10

TIM1 capture/compare mode register 2 [alternate]

(TIM1_CCMR2)

Address offset: 0x1C
Reset value: 0x0000 0000
The same register can be used for output compare mode (this section) or for input capture
mode (previous section). The direction of a channel is defined by configuring the
corresponding CCxS bits. All the other bits of this register have a different function for input
capture and for output compare modes. It is possible to combine both modes independently
(e.g. channel 1 in input capture mode and channel 2 in output compare mode).
Output compare mode
31 30 29 28
Res. Res. Res. Res.
15 14 13 12
OC4
OC4M[2:0]
CE
rw rw rw rw
806/1461
Refer to IC1F[3:0] description.
Refer to IC1PSC[1:0] description.
This bit-field defines the direction of the channel (input/output) as well as the used input.
00: CC4 channel is configured as output
01: CC4 channel is configured as input, IC4 is mapped on TI4
10: CC4 channel is configured as input, IC4 is mapped on TI3
11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if
an internal trigger input is selected through TS bit (TIMx_SMCR register)
Refer to IC1F[3:0] description.
Refer to IC1PSC[1:0] description.
This bit-field defines the direction of the channel (input/output) as well as the used input.
00: CC3 channel is configured as output
01: CC3 channel is configured as input, IC3 is mapped on TI3
10: CC3 channel is configured as input, IC3 is mapped on TI4
11: CC3 channel is configured as input, IC3 is mapped on TRC. This mode is working only if
an internal trigger input is selected through TS bit (TIMx_SMCR register)
27 26 25
Res. Res. Res.
11 10 9
OC4 OC4
CC4S[1:0]
PE FE
rw rw rw
24 23 22
OC4M[3] Res. Res. Res.
rw
8 7 6
OC3
OC3M[2:0]
CE
rw rw rw
RM0453 Rev 1
21 20 19 18
Res. Res. Res.
5 4 3 2
OC3 OC3
PE FE
rw rw rw rw
RM0453
17 16
Res. OC3M[3]
rw
1 0
CC3S[1:0]
rw rw